Floating-point systems were developed to provide high resolution over a large dynamic range. Floating-point systems can often provide a solution when fixed-point systems, with their limited dynamic range, fail. Floating-point systems, however, bring a speed and complexity penalty. Most microprocessor floating-point systems comply with the published single- or double-precision IEEE floating-point standard; while in FPGA-based systems often employ custom formats. In this research, a 16-bit floating-point unit, which has addition, subtraction, multiplication and division operator, and based on floating-point system, has been implemented in Altera FLEX10K FPGA using VHDL (VHSIC Hardware Description Language). The design used structural and behavior model implementation to know which the best design is. The best results are structural model using ROM which require 438 logic elements with 7.99 MFLOPS (million floating-point operations per second), and the behavior model using ROM which require 526 logic elements with 7.51 MFLOPS. The floating-point unit has been designed for normal floating-point operation, thus it can not detect overflow or underflow conditions.
Download full paper here (PDF) - The 1st International Seminar on Sciences and Technology (ISSTEC) 2009.
Tags: arithmetics, floating point, FPGA, vhdl
March 11th, 2009 at 1:07 am
hello
i have build the modules seperately in software using modelsim. please guide me further.
February 19th, 2015 at 2:17 am
that 2 or 3 years ago. Several revisions must have gone by since the cnomemt. Right now we are using Spartan 3 s although we are looking to upgrade to the Spartan 6 s in the coming year. The major barrier to entry for us is the video IP toolset from Xilinx (and Altera). Each module is something like $10K $20K, which is just ridiculous (for a small company). We ended up writing our own IP cores for all video processing (color correction, video capture, etc). There is a need for scaling in the near future, do you know what is the approximate price of a video scaling core from Altera?-J
April 10th, 2018 at 12:40 am
thank u for sharing ya
April 12th, 2018 at 10:44 am
ternyata floating point dapat di implementasikan seperti ini ya
May 16th, 2018 at 2:56 pm
thank you for sharing it’s so helpful
November 27th, 2018 at 11:25 am
thanks for sharing