by Kurniasari, E., Putra, A.E., and Agoestien, N.G.
Lifting and modulus operations are the main operations on the RSA algorithm which require long computation time. Implementation of the operation of the lift and modulus on hardware devices requiring more resources than other arithmetic operations. Montgomery modular multiplication, the method which can be used to simplify the [...]

Continue reading about Implementation of the Montgomery Modular based RSA Algorithm on FPGA

by Afianah, N., Putra, A.E., and Dharmawan, A.
The studies related to the synthesis of backpropagation artificial neural network algorithms are still based on the direct synthesis, so it requires an effort to modify the algorithm into hardware language so it can be optimized, synthesized and implemented into the FPGA. The High-Level Synthesis (HLS) is a [...]

Continue reading about High-Level Synthesize of Backpropagation Artificial Neural Network Algorithm on the FPGA